


# Ultra-Low Phase Jitter SMD Clock Oscillator



5.0 x 3.2 x 1.4mm

ASFLMX



**RoHS/RoHS II compliant**

**Moisture Sensitivity Level – MSL 3**

## FEATURES:

- Excellent integrated phase jitter
- $\pm 50$ ppm total frequency stability over  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  temperature range
- Output Type: LVCMOS, LVDS, LVPECL, HCSL
- Industry standard 6-Pin 5 x 3.2mm LGA package

## APPLICATIONS:

- Fiber Channel 10G/12G SERDES
- 10/40/400 Gigabit Ethernet
- PCI-Express
- Storage
- Communications
- Backplane reference clock
- FPGA

## KEY ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

Item	Minimum	Maximum	Unit	Condition
Supply Voltage	-0.3	+3.6	V	
Storage Temp.	-55	+125	$^{\circ}\text{C}$	
Lead Temp.(soldering, 10s)		+260	$^{\circ}\text{C}$	
ESD (HBM)		2	kV	

### Common Key Electrical Specifications – LVCMOS, LVPECL, LVDS, HCSL

Parameters	Minimum	Typical	Maximum	Units	Notes
Frequency	Please see Table 1- Frequency Code for available frequencies				
Output Type	LVCMOS, LVPECL, LVDS, HCSL				
Operating Temperature ( $T_A$ )	-40		+85	$^{\circ}\text{C}$	
Overall Frequency Stability <sup>(1)</sup>	-50		+50	ppm	
Supply Voltage ( $V_{DD}$ )	+2.375		+3.63	V	

### Key Electrical Specifications – LVCMOS

$V_{DD} = 2.375 - 3.63\text{V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , output terminated with 50 Ohms to  $V_{DD}/2$ . <sup>(2)</sup>

Parameters	Minimum	Typical	Maximum	Units	Notes
Supply Current ( $I_{DD}$ )			95	mA	
Output Logic Level	$V_{OH}$	$V_{DD}-0.8$		V	
	$V_{OL}$		0.6	V	
Start-up time ( $T_{start}$ )			20	ms	
Rise Time ( $T_r$ )	100		500	ps	No load 20% to 80%
Fall Time ( $T_f$ )	100		500	ps	
Duty Cycle	45		55	%	
RMS Phase Noise	Frequency dependent				

### Key Electrical Specifications – LVPECL

$V_{DD} = 2.375 - 3.63\text{V}$ ,  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , outputs terminated with 50 Ohms to  $V_{DD} - 2$ . <sup>(2)</sup>

Parameters	Minimum	Typical	Maximum	Units	Notes	
Supply Current ( $I_{DD}$ )			120	mA		
Output Logic Level	$V_{OH}$	$V_{DD}-1.35$	$V_{DD}-1.01$	$V_{DD}-0.8$	V	
	$V_{OL}$	$V_{DD}-2.0$	$V_{DD}-1.78$	$V_{DD}-1.6$	V	
Peak to Peak Output Swing ( $V_{swing}$ )	0.65	0.77	0.95	V	Single ended	
Start-up Time			20	ms		
Rise Time ( $T_r$ )	85		350	ps	RL=50 $\Omega$ , CL=0pF 20% to 80%	
Fall Time ( $T_f$ )	85		350			
Duty Cycle	45		55	%		
RMS Phase Jitter	Frequency dependent					

# Ultra-Low Phase Jitter SMD Clock Oscillator


ASFLMX



ESD Sensitive



RoHS/RoHS II compliant



5.0 x 3.2 x 1.4mm

Moisture Sensitivity Level – MSL 3

## KEY ELECTRICAL SPECIFICATIONS (Continued)

### Key Electrical Specifications – LVDS

VDD = 2.375 - 3.63V, TA = -40°C to +85°C, outputs terminated with 100 Ohms between Q and /Q.<sup>(2)</sup>

Parameters		Minimum	Typical	Maximum	Units	Notes
Supply Current (I <sub>DD</sub> )				90	mA	
Common Mode Output Voltage (V <sub>CM</sub> )		1.125	1.2	1.375	V	
Output Differential Voltage (V <sub>OD</sub> )		247	350	454	mV	
Output Logic Level	V <sub>OH</sub>	1.248	1.375	1.602	V	V <sub>OH</sub> max = V <sub>CM</sub> max + ½ V <sub>OD</sub> max
	V <sub>OL</sub>	0.898	1.025	1.252	V	V <sub>OH</sub> min = V <sub>CM</sub> min - ½ V <sub>OD</sub> max
Start-up Time				20	ms	
Rise Time (Tr)		100		400	ps	RL=100Ω , CL=0pF 20% to 80%
Fall Time (Tf)		100		400		
Duty Cycle		45		55	%	
RMS Phase Jitter		Frequency dependent				

### Key Electrical Specifications – HCSL

VDD = 2.5V±5% or 3.3V±10%, TA = -40°C to +85°C, outputs terminated with 50 Ohms to VSS.<sup>(2)</sup>

Parameters		Minimum	Typical	Maximum	Units	Notes
Supply Current (I <sub>DD</sub> )				95	mA	
Output Logic Level	V <sub>OH</sub>	640	700	850	mV	
	V <sub>OL</sub>	-150	0	27	mV	
Start-up Time				20	ms	
Rise Time (Tr)		150		450	ps	
Fall Time (Tf)		150		450		
Duty Cycle		45		55	%	
RMS Phase Jitter		Frequency dependent				

#### Notes:


- Inclusive of initial accuracy, temperature drift, aging, shock, vibration from -40°C to +85°C.
- Guaranteed after thermal equilibrium

# Ultra-Low Phase Jitter SMD Clock Oscillator

ASFLMX




RoHS/RoHS II compliant



5.0 x 3.2 x 1.4mm

Moisture Sensitivity Level – MSL 3


## PART IDENTIFICATION



**Table 1 – Frequency Codes vs. Developed Frequencies**

	Frequency Codes						
	3E	3D	3A	3N	3B	3L	3S
Developed Frequencies	687.5	833.33333	814.58334	777.6	781.25	742.5	741.75824
	593.75	666.66667	779.16667	622.08	625	594	593.406592
	437.5	533.33333	743.75001	388.8	390.625	495	494.505493
	343.75	416.66667	708.33333	311.04	312.5	371.25	370.87912
	218.75	333.33333	672.91667	194.4	195.3125	297	296.703296
	125	266.66667	637.50001	155.52	156.25	247.5	247.252746
	93.75	166.66667	602.08334	77.76	78.125	198	197.802197
	62.5	133.33333	566.66667	38.88	39.0625	185.625	185.43956
	31.25	83.333333	531.25			148.5	148.351648
		66.666666	495.83334			123.75	123.626373
		33.333333	425			99	98.9010987
			389.58334			92.8125	92.71978
			354.16667			74.25	74.1758240
			318.75			61.875	61.8131867
			283.33334			59.4	59.3406592
			247.91667			49.5	49.4505493
			212.5			46.40625	37.087912
			177.08334			37.125	29.6703296
			141.66667			29.7	
			106.25				
		70.833334					
		53.125					
		35.416667					

REVISED: 11.20.2016



## PART IDENTIFICATION

**Table 1 – Frequency Codes vs. Developed Frequencies (continued)**

Developed Frequencies	Frequency Codes			
	4E	4J	4B	5A
840	860.16	805.6640625	850	
760	573.44	684.8144531	800	
680	491.52	644.53125	750	
640	430.08	402.8320313	650	
560	286.72	322.265625	600	
520	245.76	201.4160156	550	
480	163.84	161.1328125	500	
440	143.36	80.5664063	450	
360	122.88	40.2832	400	
320	81.92		350	
280	61.44		300	
240			250	
160			200	
120			150	
80			100	
60			50	
40			25	

- Note:** 1. For LVCMOS output, max. output frequency is 250MHz  
 2. Please contact Abracon for frequencies not listed in the above table.

**Table 2 – Output Format Codes**

Output Format Codes	Pinout Description	
<b>A: LVPECL</b>	Pin #1 = O/E Active High,	Pin #4 = Q
<b>B: LVDS</b>	Pullup (50kΩ)	Pin #5 = /Q
<b>C: LVCMOS</b>	Pin #2 = NC	Pin #6 = Vcc
<b>D: HCSL</b>	Pin #3 = GND	
<b>F: LVPECL</b>	Pin #1 = O/E Active Low,	Pin #4 = Q
<b>G: LVDS</b>	Pulldown (50kΩ)	Pin #5 = /Q
<b>H: LVCMOS</b>	Pin #2 = NC	Pin #6 = Vcc
<b>J: HCSL</b>	Pin #3 = GND	
<b>L: LVPECL</b>	Pin #1 = NC	Pin #4 = Q
<b>M: LVDS</b>	Pin #2 = O/E Active Low,	Pin #5 = /Q
<b>N: LVCMOS</b>	Pulldown (50kΩ)	Pin #6 = Vcc
<b>P: HCSL</b>	Pin #3 = GND	
<b>R: LVPECL</b>	Pin #1 = NC	Pin #4 = Q
<b>S: LVDS</b>	Pin #2 = O/E Active High,	Pin #5 = /Q
<b>T: LVCMOS</b>	Pullup (50kΩ)	Pin #6 = Vcc
<b>U: HCSL</b>	Pin #3 = GND	



# Ultra-Low Phase Jitter SMD Clock Oscillator


ASFLMX



ESD Sensitive





RoHS/RoHS II compliant



5.0 x 3.2 x 1.4mm

## OUTLINE DIMENSION

### Recommended Land Pattern



Ref.	Min.	Nom.	Max.
A	1.260	1.330	1.400
A1	0.190	0.230	0.270
A2	1.070	1.100	1.130
D	3.100	3.200	3.300
D1	2.100 BSC		
E	4.900	5.000	5.100
E1	2.540 BSC		
b	0.850	0.900	0.950
c	0.850	0.900	0.950
e	1.270 BSC		
f	0.050	0.100	0.150
k	0.860	0.910	0.960
m	0.580	0.630	0.680
n		6	

Dimensional Tolerance	
aaa	0.100
bbb	0.070


Dimensions: mm

# Ultra-Low Phase Jitter SMD Clock Oscillator

ASFLMX




RoHS/RoHS II compliant




5.0 x 3.2 x 1.4mm

## PIN CONFIGURATION



Pin #	Pin Name	Pin Type	Pin Level	Pin Function
1	OE	I, SE	LVC MOS	Output Enable, disables output to tri-state.
	DNC			Make no connection, leave floating
2	DNC			Make no connection, leave floating
	OE	I, SE	LVC MOS	Output Enable, disables output to tri-state.
3	GND	PWR		Power Supply Ground
4	Q	O	LVC MOS/LVPECL/ LVDS/HCSL	Clock Output
5	DNC (for LVC MOS)			Make no connection, leave floating for LVC MOS output type
	/Q	O	LVPECL/ LVDS/HCSL	Complimentary Clock Output for differential output type
6	VDD	PWR		Power Supply

## REFLOW PROFILE




Parameters	Specifications
Average Ramp-up Rate	3°C /second max.
Pre-Heat Temp 150 – 200°C	60 – 180 second
Temp > 217°C	60 – 150 second
Time @ Peak Temperature	20 – 40 second
Peak Temperature	260°C + 0°C / -5°C
Ramp-down Rate	-6°C / second max.
Time 25°C to Peak Temp.	8 minutes max.

# Ultra-Low Phase Jitter SMD Clock Oscillator

ASFLMX




RoHS/RoHS II compliant




5.0 x 3.2 x 1.4mm

## TAPE & REEL

**T= Tape & Reel, 1000pcs/reel. Reel Size = 7-inch Reel**  
**MSL-3 packaging applies to -T option.**



**Blank = Bulk or Tube (60pcs/tube)**  
**MSL-3 packaging applies to MOQ=60 units (tube)**



**Dimensions: mm**

**ATTENTION:** Abracon LLC products are COTS – Commercial-Off-The-Shelf products; suitable for Commercial, Industrial and, where designated, Automotive Applications. Abracon’s products are not specifically designed for Military, Aviation, Aerospace, Life-dependant Medical applications or any application requiring high reliability where component failure could result in loss of life and/or property. For applications requiring high reliability and/or presenting an extreme operating environment, written consent and authorization from Abracon LLC is required. Please contact Abracon LLC for more information.

REVISED: 11.20.2016



5101 Hidden Creek Lane Spicewood TX 78669  
 Phone: 512-371-6159 | Fax: 512-351-8858  
 For terms and conditions of sale, please visit:  
[www.abracon.com](http://www.abracon.com)

ABRACON IS  
 ISO9001-2008  
 CERTIFIED